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Abstract—Present day market demand for high-performance
high-density portable hand-held applications has shifted the focus
from 2-D planar system-on-a-chip-type single-chip solutions to al-
ternatives such as tiled silicon and single-level embedded modules
as well as 3-D die stacks. Among the various choices, finding an
optimal solution for system implementation deals usually with
cost, performance, power, thermal, and technological tradeoff
analyses at the system conceptual level. It has been estimated that
decisions made in the first 20% of the design cycle influence up to
80% of the final product cost. In this paper, we discuss realistic
metrics appropriate for performance and cost tradeoff analyses
both at the system conceptual level in the early stages of the design
cycle and in the implementation phase, for verification. In order
to validate the proposed metrics and methodology, two ubiquitous
electronic systems are analyzed under various implementation
schemes and the performance tradeoffs discussed. This case study
is used to highlight the importance of a cost and performance
tradeoff analysis early in the design flow.
Index Terms—Die stacking, performance and cost tradeoffs,
power consumption, system-in-package (SiP), system-on-chip
(SoC), system-on-package (SoP), thermal analysis, wafer-level
integration (WLI), 3-D integration.
I. INTRODUCTION
H IGH-PERFORMANCE electronic processor systems inportable applications need to satisfy increasingly strin-
gent requirements on energy efficiency under ever more se-
vere performance, cost, weight, and technological restrictions.
The solutions explored by the semiconductor industry to meet
these challenges are migrating toward 3-D integration options.
A major driver behind this trend is the plethora of imple-
mentation problems facing gigascale 2-D integration, ranging
from technological to architectural. From a fabrication point
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of view, integrating disparate technologies such as sensors,
MEMS structures, and other heterogeneous elements demanded
by many applications on a single die is more challenging
than connecting separate dies by external interconnections. The
2-D architecture also results in numerous bottlenecks due to
area and routing congestion, such as the memory bottleneck
in multimedia systems-on-a-chip (SoCs) [1]. Recent develop-
ments in fabrication technology have resulted in 3-D integration
being a potentially viable option for gigascale integration [2],
[3]. Major potential benefits of vertical integration include
improved form factor and the reduction in the total length of
wiring required for a given system configuration. The wire
length reduction alone is reported to reduce the interconnect en-
ergy and propagation delay by up to 51% and 54%, respectively,
at the 45-nm technology node in [4]. However, the potential
gain in performance is a strong function of the die area, as
we show in this paper. The reduced parasitics for interconnects
can significantly simplify the circuit and power distribution
network design for high-performance applications. In mixed-
signal systems, noise-sensitive analog/RF circuitry is prone to
failure due to interference from their digital counterpart through
the base silicon substrate. Three-dimensional integration aids
in the solution for noise isolation as it separates the analog/RF
and digital circuits into different substrates, with the metal or
the dielectric bonding layer used in wafer-bonding technology
providing an effective guard ring [5]. The final footprint of the
packaged system can also be smaller for a 3-D implementation.
One of the main obstacles to 3-D integration is poor thermal
conductivity and heat dissipation and the resultant temperature
rise due to the high power density [6]. Another is the relatively
poor yield and correspondingly high cost due to the possibility
of one faulty die causing an entire stack to be faulty. Balanced
against this is the possibility of improving yield by reducing
the area of individual dies. A well-known method to transfer
heat out of the die is to use thermal vias, which however
further increases the routing congestion [7], [8]. Nevertheless,
as we show in this paper, careful thermal-via placement in high-
performance systems has the potential to effectively control
the temperature in 3-D ICs. Some alternative methods that
have been proposed, such as integrated microchannel cooling
[9], [10] may also be a viable option. Moreover, we show
that even though the increased temperature reduces the highest
operating frequency, the overall system performance can still
be comparatively better than in a 2-D implementation.
0278-0070/$25.00 © 2009 IEEE
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However, even as designers are presented with an extra
spatial dimension, the complexity of the layout and the ar-
chitectural tradeoffs also increase. To get a true improvement
in performance, an accurate analysis using detailed models
at different hierarchical levels is crucial. Even though several
previous works have addressed this issue [11], [12], [13], they
mostly concentrate on isolated model development, or target
some specific type of system. In this paper, we present a
cohesive analysis of the technological, cost, and performance
tradeoffs for digital and also crucially mixed-mode systems,
outlining the choices available at different points in the design
and their ramifications. To this end, we collate existing models
for area, yield, cost, thermal profile, and performance metrics
from the literature, and modify them as necessary in order
to facilitate their use for analysis of various 2-D and 3-D
integration options using modern technologies.
The main contribution of this paper is in developing a generic
methodology for performance and cost estimations of 3-D sys-
tems that can be modified for different applications, as well as
providing a comprehensive set of estimation models as building
blocks. We also use this methodology to provide detailed esti-
mates for two applications that showcase the potential benefits
of 3-D integration. We build on our previous work in [14] and
include the testing cost in the cost models. We also crucially
model the connectivity between temperature and performance.
The rest of this paper is organized as follows: In Section II,
we present a short overview of 3-D integration technologies,
while in Section III, all models used are discussed in de-
tail, including comparisons between models where a choice
exists, and justification and validation for the choice where
relevant. This section also presents our estimation and tradeoff
analysis methodology. Section IV presents a case study where
the models and methodology proposed in this paper are applied
to two different applications and cost and performance metrics
derived for various 2-D and 3-D integration options, highlight-
ing the importance of a tradeoff analysis early in the design
flow. We end with a discussion and our conclusions.
II. 3-D INTEGRATION TECHNOLOGIES
Terms that have been coined for packaging technologies
in the literature are sometimes interpreted in different ways
depending on the context of usage. Hence, we define a few
terms at the outset to avoid ambiguity. The term System-On-
Package (SoP) is used to refer to a 2-D multichip module
(MCM) arrangement where packaged chips are situated on a
single substrate or across a board. A 3-D stacked arrangement
of chips or dies is referred to as a System-In-Package (SiP).
An electronic system that is laid out on a single die in 2-D is
referred to as an SoC.
Three-dimensional integration techniques can be categorized
into two major approaches [15]: folding and stacking. In fold-
ing, a planar assembly with a flexible substrate is folded into
several layers in order to form a compact shape. In this ap-
proach, the interconnect length is longer than in the stacked ap-
proach described below, but a very small size can be achieved.
Stacking can be carried out at the chip level with either chip-
to-chip, package-on-package, or MCM-to-MCM bonding using
Fig. 1. Three-dimensional integration options. (a) System-in-package (die
stacking using wire bonding). (b) WLI with vertical interconnects.
epoxy or glues and wire bonding, as shown in Fig. 1(a). These
techniques present the opportunity to stack Known-Good-Dies
(KGDs) in layers [16], improving system yield. As an alter-
native to chip stacking, 3-D integration can be performed at
the wafer level. Different blocks can be processed on separate
wafers, and interconnected vertically using through-hole vias
(THV) or through-Si vias (TSV) to form global communica-
tion links [Fig. 1(b)]. This effectively reduces the latency and
power drawbacks inherent to global communication in SoCs
by reducing the average interconnect length and providing
thermal dissipation channels. Wafer-level integration (WLI) can
be performed in two ways: entire wafers can be bonded together
before dicing (an approach herein after termed 3D-W2W) or
KGDs are bonded on top of a host wafer containing other
KGD sites, termed (3D-D2W) [17]. Some other possibilities
not considered here include capacitive [18], [19] or inductive
[20] links for wireless communication between chips [21].
In this analysis, we concentrate on stacking methodologies
and compare between 3D-SiP, 3D-D2W, and 3D-W2W tech-
nologies, the most commonly practiced approaches in 3-D
integration.
III. PERFORMANCE AND COST ESTIMATION MODELS
Previous works that addressed cost and performance trade-
offs include [11] and [12], where Liu et al. discuss the mapping
from 2-D to 3-D under the constraints of performance, cost,
and temperature. However, they omit many 3-D technological
details. The authors of [13] describe a yield and cost model
for 3-D stacked chips with particular emphasis on the effect on
yield of the number of THV.
We have previously discussed issues around the design
choices of SoC and SoP for mixed signal circuits [11]. The
overall cost estimation process that we propose here is shown
in Fig. 2. The first task is to find chip/module area, as the cost
and performance is predicated on the area. If not provided by
the IP vendor, the area of a digital module implemented in some
target technology can be estimated in a straightforward manner,
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Fig. 2. Overall cost modeling flow for a chip.
using gate information and technology scaling. This procedure
takes the gate count and technology information as inputs, and
estimates a core area which in turn yields the die area. The die
area, together with input-output (I/O) information, is used to
estimate the die cost as well as the package cost, leading to the
overall chip cost after the addition of other relevant costs such
as testing, dicing, and burn-in costs.
However, the area of an analog chip depends not only on the
number of transistors and their sizes (in practice, minimum-
sized transistors are not used in analog circuits) but also on
the circuit architecture. For example, in a voltage-controlled
oscillator, the area of the on-chip inductor may be hundreds
of times larger than that of a transistor. In an analog-to-digital
or digital-to-analog converter, on-chip resistors and capacitors
may occupy a large fraction of the total area. Full custom
design experiences are necessary to estimate the size of an
analog chip. The models for core area described below are for
digital implementations; it is assumed that area information for
analog blocks is available. However, all models following on
from the core area are valid for mixed-mode systems. Instances
where variations with respect to pure digital systems occur are
identified and supported by appropriate models.
A. Chip/Module Area Models
In this section, die, chip, and module area models are pre-
sented, based largely on the SUSPENS model proposed in [22],
modified by revisions proposed in the literature over the years,
and some additional refinements proposed in this paper.
1) Die/Chip Area Model: The area occupied by the transis-
tors and their interconnects is termed the core area (Acore) of
the chip. This area can either be interconnect-capacity limited
or transistor-area limited depending on the logic type and
the available resources such as number of metal layers. For
example, memories usually have a very regular structure and do
not require many interconnection levels, resulting in a very high
packing density. However, digital logic circuits are less regular
and require more connectivity, resulting in the area being either








where Ng is the average number of logic gates, Ag the average
logic gate area, and dg the gate dimension. For static CMOS,
the average logic gate is considered to be a two-input NAND
gate with a fan-out of three identical NAND gates; for dynamic
logic, [23] proposes a two-input NOR with fan-out of an inverter
as the representative gate. The reasons for these choices are that
the NAND gate is one of the commonest gates in random logic
and is widely used in density metrics; NOR gates are widely
used in high-speed dynamic logic.
The estimation of Ag in (1) can be carried out based on the
height and width of the cell layout, determined by the contacted
metal pitches of the local metal layers. As per [23], the size of
a two-input NAND gate for a standard drive strength is 4 metal
pitches across by 16 metal pitches, i.e., 4pwL × 16pwL.





where fg refers to the gate fan-out, pw to interconnection pitch,
nw to the number of interconnection layers, ew to the utilization
efficiency of interconnects, and Rm to the average interconnect
length. This model was further validated and used in [24], and
also used in [25]. However, in modern technologies, the number
of available wiring levels is much higher, and the variation in
wire pitch between the lowest and highest levels is significant;
for example, the pitch of a global wire is typically several
times that of local wires. Additionally, the higher the number
of levels, the greater the congestion introduced by the presence
of vias and studs needed for the interconnection of adjacent
wiring levels. Therefore, (2) requires a refinement in order to
be used with multilevel interconnect structures. One proposal,
in [24], is to use an average value for pw, while another, in [26],
is to estimate pw/nw considering only local and global wires. In
addition, due to unequal usage of power and clock lines on the
different metal layers and via blockage, the wiring efficiency for
signal wires varies from one level to another. In this paper, the
change in wiring pitch and different wiring efficiency factors for
each layer, as well as the effects of via blockage are considered










where kp,i and ew,i are the wiring utilization factor (modeling
the effect of via blockage) and wiring efficiency factor (model-
ing the routing efficiency), respectively, for the ith layer. Such
an approach is suggested in [23] and [27]. The term (1 + fg)/2
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Fig. 3. Average wire length prediction models.
is a correction to take into account the fact that a logic gate fans
out to several gates. The term kp,i is the fraction of metal layer
i occupied by wires, while ewi can be expressed as the product







where eirout is the efficiency of the routing tool for the ith layer
(approximately constant over all layers), biPGC the blockage due
to power/ground/clock nets, and bivia the blockage due to vias
[27]. Sai-Halasz [28] estimates that in the case of two layers of
identical wire pitch, the top layer blocks between 12%–15% of
the wiring capacity of the lower layer, and further recommends
that the blocking percentage between levels of varying pitch be
scaled proportionally with pitch. Hence, bivia on the first wiring
layer can be between 10% and 50%, and progressively smaller
on higher metal levels [29]. By contrast, bPGC for the topmost
level is around 30%–40%, and less than 3% for the lower levels
[23]. It is possible, however, to assume a constant ew for all
wiring layers by a process of averaging the different values in a
first-order approximation.
The simplest method to estimate the average wire length Rm
is to assume that exactly half the wires in a module traverse the
length of a gate pitch Fp and the remainder the length of two
gate pitches 2Fp [30]. Under this assumption, the average wire
length Rm in gate pitches is equal to 1.5. However, more so-
phisticated theoretical and empirical treatments for wire length
prediction based on Rent’s rule have been proposed in the
literature, such as Donath’s [31], Feuer’s [32], Mikhail’s [33],
and Davis’s [34] models. The basic premise in these approaches
is the recursive application of Rent’s rule (see next paragraph
for more details on Rent’s rule) to smaller and smaller logic
blocks, and the calculation of their external communication
requirements. For the tradeoff analysis, we use Donath’s model,
since it gives an upper bound (Fig. 3) on average wire length,




























for p = 0.5. Here, p is Rent’s exponent.1
When packaging the core, the I/O pads providing connectiv-
ity to the outside must be arranged around the periphery and
may require a larger perimeter than dictated by the core area
in order to facilitate their placement according to the minimum












where pp is the peripheral in-line pad pitch and Np is the
total number of I/O pads. When the I/O pads are area array
distributed, formulas for the die area is given in [35].
Once the die area is known, the packaged chip area can be
estimated according to the following equation:
Apkged_chip = (
√
Adie + 2Lbnd)2 (8)
where Lbnd is the bond wire length.
Np in (7) is calculated from the well-known Rent’s rule, the
empirical equation that estimates the growth in the number of
signal pins on a circuit as a function of the logic components in
it. It usually takes the form
Np = K ·Nρg (9)
where ρ is Rent’s exponent, K is Rent’s coefficient, and Ng is
the number of logic gates on the chip or logic partition. Rent’s
rule in this form is valid only for homogeneous systems, not for
more complex systems where modules with different architec-
tures are integrated to form an SoC. A form of Rent’s rule
described in [36], which argues that the same power-law ex-














where Ki and ρi are the usual Rent’s rule parameters, Ng_i is
the number of gates in block i, and Ng_eq =
∑n
i=1 Ng_i.
The chip area models defined in (1) through (7) are compared
against actual data from two microprocessors, the Alpha 21164
and Intel Pentium, reported in [23], which gives transistor
counts as well as area breakdowns for cache memory, CPU
logic and I/O pad ring (Table I). The gate-area-limited and
interconnect-limited areas reveal that for both processors, the
total area is interconnect limited according to the models, and
that the final predicted value is within 9% of the actual value. In
general, the greater the amount of data available in a particular
1The Rent exponent for wire length estimation is approximately 0.1 higher
than that used for estimating pin count [23].
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TABLE I
VALIDATION OF AREA MODELS FOR TWO MICROPROCESSORS
technology for the accurate empirical estimation of relevant
constants, the higher the accuracy of the models for future
predictions.
2) Module Area Model: MCM technology can be used as a
possible implementation of SoP. The MCM substrate area Asub
can easily be estimated by the method outlined by Bakoglu [22].
If the chip pitch Fp is known, the SoP area is
Asub = NcF 2p (11)
where Nc is the number of chips. It is understood that if only
one chip carrier is available on the module, the footprint cannot
be smaller than the chip carrier’s size, and will be limited by the
interconnection capacity of the module. In Bakoglu’s method,
the interconnect-capacity-limited substrate area is predicated on
the average interconnect length at the module level, RM, calcu-
lated using the same approach as in the chip level estimations.
In (6), the number of gates Ng is replaced with the number
of chips Nc. Furthermore, the Rent’s exponent for modules is
different from that for chips. Hence, Fp can be limited by either
the die-size or the chip carrier-related size. Therefore, the chip










where Nc is the chip count, Fo the average fan-out of a chip’s
I/O (typically 1.5), Nmcm the total number of chip I/Os and
the I/Os to and from the MCM, and nw and Pw_mcm the
number and pitch of module wiring levels, respectively, Dc the
dimension of the chip and Pc the dimension of the chip carrier.
However, this approach assumes that the components to be
arranged in an MCM substrate are homogeneous, which is
usually not true for mixed-signal systems. It is understood
that this restriction is critical in two respects [30]: 1) in the
derivation of the wiring capacity limited footprint and 2) in
the determination of the module size. This limitation can be
overcome by recomputing an effective chip count and corre-






where NIOmcm is the total number of I/O connections in the
whole module, and NIOchip_i is the number of I/O connec-
tions that the ith component requires. The following summation




F 2pi . (14)
B. Yield and Cost Analysis
The yield of a bare silicon die, Yd, depends on electrical
defects created on each mask layer in the fabrication process
and the total area of the chip. In [37] a yield function for the
bare silicon die, i.e., the fraction of dies that is estimated to be







where D0 is the average electrical defect density, S the shape
factor of (what is assumed to be) the Gamma distribution of
electrical defect density, N the number of mask layers, and A
the chip area. System yield is a function of the yield of individ-
ual components and the yield of the integration methodology
used. This is basically the multiplication of the yields of all
dies, substrate fabrication processes, and bonding processes.
Thus, overall yield can be uneconomically low for complex
systems, unless KGD methods are used.
The chip yield, Ychip, is defined as the die yield after wafer-
level testing, i.e., the fraction of dies that is estimated to be fault
free after wafer-level testing. This is estimated from the fault
coverage, which is defined as the fraction of defects that are
identified in the test, and the actual yield of the die on the wafer.
When the fault coverage level is denoted by Fc, [30] shows the




After dicing, known defective dies are scrapped and the rest
sent on for burn-in. The fraction of dies that are available for
burn-in and test is known as the pass fraction PF defined as
the fraction of dies estimated to be fault free, after the dies that
were detected to be faulty in the wafer-level test are discarded.
Pass fraction is given by
PF = Y Fcd . (17)
However, the higher the fault coverage, the higher the cost;
the extra testing time results in extra cost including labor, and
equipment usage costs. Assuming that a higher fault coverage
level requires significantly increased testing time, the following
exponential model correlating test coverage level with testing
time ttest is proposed in [38]
Fc = 1− e−kttest . (18)
Here, k is an empirical constant that defines the steepness of
the exponential function. It is assumed that 60 s is enough
to achieve 99.99% coverage, in order to estimate the value
of k [38]. Thus, k is calculated to be 0.1. In addition, it is
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assumed that wafer-level testing achieves 80% fault-coverage,
and testing after burn-in achieves a fault coverage level of 99%.
Then, the testing cost can be assumed to be linearly propotional
to the testing time [38]
Ctest = Ctttest. (19)
Now, the cumulative cost per die or MCM at the end of each





where C1,i−1 is the accumulated cost of all steps up to but not
including the present step, Ci is the cost of the present step,
and PF is the percentage of the die or MCMs that passes the
current step. The bare-die cost is a function of the raw materials,
process cost, and mask cost of a wafer, which are specific to a






The package cost is calculated using a price versus pin count
assumption as in [39]. For a peripheral I/O single-chip plastic
package, the cost in U.S. dollars is
Cpkg = 0.01e1.16 log(NIO)−2.09. (22)
C. Analytical Die Thermal Model for 2-D and 3-D Integration
Thermal integrity is a critical issue in all high-performance
chips because system reliability is strongly dependent on the
temperature. For vertically stacked chips, due to the higher
power density in the stacked arrangement, it is difficult to
remove the excess heat from chips or dies that have more than
1◦ of separation from the heat sink. The increased heat causes
further leakage, which, in turn, increases the temperature, an
undesirable cycle which can cause catastrophic breakdown. In
the following analysis, the contribution to the chip temperature
from interconnect joule heating is disregarded.
Assuming the heat dissipates through the Silicon substrate,
the average die temperature can be usually described using a
1-D heat equation when the die size is much larger than its
thickness (t) [41]






where Tambient is the ambient temperature, Pchip is the chip
power dissipation, A is the chip area, and k is the thermal
conductivity of the material. The factor t/kA in (23) is known
as the effective thermal resistance (R) of the substrate layer and
the package.
If the same assumption is made that the die size is much
larger than its thickness, the maximum temperature in a 3-D IC
occurs at the highest device layer. Then, as described in [41],
the average die temperature of a 3-D IC with m layers is







Fig. 4. Signal propagation for worst-case latency in a SoC. (a) Signal propa-
gation link. (b) Interconnect model.
where R(i−1),i is the effective thermal resistance between the
ith and (i− 1)th layer including the glue layer where applica-
ble, and Pj is the power dissipation in the kth active layer.
Recently, a 2-D thermal model called Hotspot [42] that
takes into account lateral as well as vertical heat dissipation in
2-D SoCs was proposed. This model requires information of
at least the block-level architecture and power density of each
block, and heat resistances and capacitances of the resulting
3-D heat flow network of all layers up to and including the
heat sink. When such information is available, the 1-D thermal
model in the proposed estimation flow can be replaced by a
more accurate model. In the absence of such information, as in
most a priori estimations, a 1-D model with an average junction
temperature across the die appears to be reasonably accurate,
and has been used in many prior works [41], [43], [44].
With the increasing power density of nanoscale chips, die
temperatures are expected to rise substantially. The thermal
problem is further aggravated by the fact that leakage power is
exponentially dependent on temperature. Hence, rising temper-
atures lead to larger leakage power dissipation and vice versa in
a positive feedback relationship. As was mentioned in Section I,
one effective way to alleviate the excessive heat generated in
3-D ICs is to incorporate dummy thermal vias (T-vias); the
thermal conductivity of a die layer is significantly improved
by the existence of thermal vias. When kthv and klayer are the
thermal conductivity of a thermal via and the layer, respectively,
and m is the fraction of area occupied by the thermal vias to the
total area, the effective thermal conductivity of the layer is [15]
keff = mkthv + (1−m)klayer. (25)
To estimate the thermal resistance, the effective thermal con-
ductivity coefficient for each pair of layers, for example, die
and glue, should be found.
D. Interconnect Performance Models
In the performance estimations, the latency for the longest
possible link is the characteristic metric used for comparison.
For example, in a planar system, the latency between two
diagonal corners is considered, while in a 3-D system, the
delay from a corner on the bottom chip to a diagonally opposite
corner on the top chip is considered. Please refer Figs. 4–6 for
the schematics.
1) On-Chip Wire Delay: Typically, on-chip global signal
wires are highly resistive while the inductance is negligi-
ble. Hence, signal transmission obeys the diffusion equation.
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Fig. 5. Signal propagation for worst-case latency in 3-D wafer-level chip
stack. (a) Signal propagation link. (b) Interconnect model.
Fig. 6. Signal propagation for worst-case latency in 2D-SoP and 3D-SiP type
arrangements. (a) Signal propagation link. (b) Interconnect model.
The appropriate model therefore, is a distributed resistance–
capacitance (RC) line [22], [46]. A very good approximation
to the delay over an RC dominated wire with capacitive load




where Rd is the driving inverter’s equivalent output impedance
and Cd the self-loading drain diffusion capacitance, while cw
and rw are the per-unit-length capacitance and resistance of the
interconnect and L its length.
The wire capacitance incorporates the coupling capacitance
to adjacent wires, if necessary with an appropriate switching
factor to allow for worst-case coupling [47], resulting in a
combined total equivalent capacitance. It can be seen that
the delay increases exponentially with length when the wire
parasitics dominate. The most common method of reducing
this delay over long interconnects is to insert repeaters at
appropriate positions, which makes the wire delay linear with
length. However, repeater insertion is effective only when wire
time constant (rwcwL2) is at least seven times the time constant
of a repeater (Rd(Cd + Cg)) [22]. The 50% delay for a repeater
























(Cd + CL) (27)
where H and k are the delay optimal repeater sizes
and numbers given by H =
√




Finally, the total propagation delay of the on-chip global
wire, as shown in Fig. 4(b), is the sum of the cascaded buffer
delay (tdrv) at the near-end and the repeater-inserted delay of
the RC wire
tintra = tdrv + trc. (28)
2) Off-Chip Wire Delay: Interchip wires on a typical pack-
age substrate are characterized by conductors with low resistiv-
ity and a relatively large cross section in a low-loss dielectric,
making losses due to shunt conductance negligible. Hence,
signal transmission exhibits transmission line behavior. In a
lossy transmission line, both RC and LC delays coexist. For
LC dominated wires, the signal propagation delay is equal to
its time of flight
tLC = ttof = L
√
lwcw. (29)
If a wire is a very resistive transmission line, the following
empirical formula for adding the time-of-flight (ttof) delay and
conventional RC delay (trc_tl) was found in [28] to accurately








For the interchip communication link shown in Fig. 6(b), the
following expressions can be derived:
trc_tl = 0.693
[
Z0(Cd+ Cpad + Cbnd + 0.5CL) +
Lbnd
Z0
+ rwL(Cpad + Cbnd + CL)
]
+ 0.4rwcwL2. (31)
Finally, the total delay for the interchip communication link
is the summation of the cascaded driver delay (tdrv) and the
RLC-wire delay (tRLC)
tinter = tdrv + tRLC. (32)
3) Thermal Effect on Interconnect Performance: The driver
resistance Rd and wire resistance rw both increase with tem-
perature. Usually, Rd is expressed in terms of the saturation
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Kvsat(T )W (Vdd − Vth(T ))α (33)
where K is a constant that is specific to a given technology,
T is the temperature in kelvin, Vth is the threshold voltage at
temperate T , and vsat is the saturation velocity. As validated
in [48], when Vdd is sufficiently larger than Vth, the change
in Vth with temperature is relatively insignificant. However, as
Vdd is scaled down, Vth has a comparable and counter effect to
the change in vsat. Therefore, for a 65-nm CMOS technology
the driver resistance can be taken as a constant with increasing
temperature [49].
Wire resistance Rw increases linearly with temperature due
to the change in the effective metal resistivity in relation to the
barrier layer. In order to characterize the dependence of wire




[1 + tcr_bulk(T − T0)] (34)
can be used [50]. In (34), R(T ) is the wire resistance at
any given temperature T , ρ(T0) is wire resistivity at the ref-
erence temperature T0, w and h are wire width and height,
and tcr_bulk is the temperature coefficient of resistance of the
bulk material, a good approximation for which is tcr_bulk =
0.0039 ◦C−1 [50].
IV. TRADEOFF ANALYSIS FOR SoC, SoP,
AND 3-D IMPLEMENTATIONS
The models and methodology proposed in this paper are
demonstrated in a case study comprising a comparison of
two mixed-signal systems, a wireless sensor, and a 3G mo-
bile terminal. The wireless sensor contains a 2-Mb DRAM,
an application-specified integrated circuit (ASIC), and Micro-
processor with gate counts of 500k and 300k, respectively,
and an Analog/RF block occupying an area of 2 mm2. It also
contains a MEMS sensor with an area of 1 mm2. The 3G
mobile terminal has a similar architecture, but with a larger
memory (DRAM) of 128 Mb, and a CMOS image sensor (IS)
with a pixel size of 1.75 μm × 1.75 μm, and resolution of
8 Megapixels instead of the MEMS sensor [51]. Furthermore,
in the analysis, we consider the ASIC and Microprocessor
together as a single logic block, treating our target system as
comprising only four megacells: analog/RF, logic, memory, and
a MEMS sensor or CMOS IS. For all integration schemes, the
underlying manufacturing process is a 65-nm 11-metal CMOS
process with a wafer diameter of 300 mm, a lower level wire
pitch of 152 nm and a global level pitch of 290 nm [2]. We
also assume a peripheral in-line pad arrangement and wire bond
packaging. All other key parameters are listed in Table II.
For the different blocks in the systems under consideration,
the core areas have been estimated using (1). In the case of
DRAM, the core area is simply NgAg as memories are cell-area
limited due to their densely packed structure. The estimated val-
ues for all blocks, in both cases, are shown in Tables IV and V.
TABLE II
REPRESENTATIVE VALUES FOR A 65-nm TECHNOLOGY AND SUMMARY OF
NOTATION FOR MAJOR PARAMETERS USED IN THE ANALYSIS
Based on the manufacturers data, the power density for the
constituent submodules in our case studies can be estimated.
The power density for a DRAM is estimated to be 0.02 W/mm2
[52], and for a logic block, 0.12 W/mm2 [53]. A CMOS IS
has an average power density of 0.016 W/mm2. The power
dissipation of the MEMS sensor is assumed to be 50 mW,
while for the Analog/RF block, it is assumed to be 500 mW.
Since these particular mobile applications do not allow the use
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TABLE III
ON-CHIP AND OFF-CHIP WIRE PARAMETERS [45]
TABLE IV
AREAS OF DIFFERENT BLOCKS IN MOBILE TERMINAL
TABLE V
AREAS OF DIFFERENT BLOCKS IN WIRELESS SENSOR
of a heat sink, thermal vias are used to increase the thermal
conductivity of the package-board interface. For the stacked
arrangement, the highest power dissipating block is placed
closest to the board while the other blocks are stacked according
to descending value of power dissipation.
In contemporary IC design, a major design consideration is
to maintain operating temperature at a level which is not detri-
mental to the desired performance, reliability, and durability. In
most ICs, circuits are designed for a worst-case temperature of
125 ◦C [44]. However, DRAM data retention depends heavily
on operating temperature, and should usually be maintained
below approximately 85 ◦C. In this analysis, we assume that the
temperature of the outside of the package is maintained at 35 ◦C
without any loss of generality. The methodology allows for the
viability of any operating temperature to be investigated. Wire
parasitics used for delay estimation in different implementation
scenarios, as discussed in Section III-D, are given in Table III.
A. Monolithic SoC
The integration of mixed-signal systems in a single die re-
quires a merging of several technologies such as logic, memory,
and analog/RF, which results in increased process complexity
and area. For example, merging logic circuits with memory
results in a lower circuit density and hence a larger circuit
area, than their logic-only or memory-only counter parts. For
example, in a United Microelectronics Corporation 0.18-μm
technology a 6T-SRAM cell has a footprint of about 4 μm2 in a
pure CMOS implementation, but is 5.6 μm2 when merged with
a logic process. In this case, the cell area increases by a factor
of 1.4 as the result of merging processes [11]. The increased
process steps for merging different technologies are mentioned
in Table VI. If modules P , Q, and R are merged into a single
chip, the integrated areas of the composite systems comprising
two and three modules, respectively, are shown in [11] to be
AP∪Q =αAP + βAQ (35)
AP∪Q∪R =αAP + βAQ + γAR. (36)
The total number of mask layers after merging is
NP∪Q =NP +NQ −NP∩Q (37)
NP∪Q∪R =NP +NQ +NR −NP∩Q −NP∩R −NQ∩R
+NP∩Q∩R. (38)
The total cost for an SoC implementation is given in (39). Note
that we assumed a MEMS-CMOS combined process for SoC
implementation of the first system, the wireless sensor node.
Multiplying the total power dissipation by the series combi-
nation of the substrate and package thermal resistances, we can
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TABLE VI
ADDED PROCESS COMPLEXITY (NUMBER OF MASK LEVEL) FOR SoC TECHNOLOGIES, BASED ON CMOS LOGIC [40]
B. 2D-SoP
In the 2D-SoP implementation, we assume that several chips
such as DRAM, RF, Logic, and MEMS/IS are assembled as
an MCM. Hence, the cost of implementing the MCM includes
the total cost for each chip including testing cost, assembly
cost, substrate cost, rework cost, and finally the MCM test and
packaging costs.
The SoP can provide some reworking capability whereas
SoC and wafer-level 3-D integration do not. If a single rework
cycle is assumed for SoP, the yield in assembly is improved
from Ya to (2− Ya)Ya. Then, the cost for SoP is given by (40),
and the overall yield for assembling m number of chips, as








where Ychipi is the yield for ith chip.
The overall temperature is found by estimating the effec-
tive chip thermal resistance from Reff_SoP =
∑n
i=1(ti/kiAi)
and then multiplying the total power dissipation of all chips
by the series combination of thermal resistances Reff_SoP,
Rpkg(Package), and Rsubs(substrate). The tradeoff analysis
flow used for SoP is described in Fig. 7.
C. 3D-SiP
A 3D-SiP implementation is similar to the SoP package
integration, except that the SiP implementation integrates
dies vertically. The cost formula is the same, but the MCM
substrate area is reduced, compared to the 2D-SoP implemen-
tation. The thermal profile is also found in a similar manner,
using (24).
D. 3D-WLI
The yield of each 3-D implementation method is the cummu-





where Y2D is the fabrication yield of the 2-D process, and Ya is
the yield loss due to the 3-D assembly process. The Y m−1a term
in the equation takes into account the fact that integration of m
Fig. 7. SoP/SiP integration tradeoff analysis flow.
layers of chips requires m− 1 silicon growth or wafer bonding
procedures. In the case of D2W stacking, die yield after testing
should be considered, so that KGDs are used. Hence, the overall
yield figures for implementing our target system in 3D-W2W















The total cost for 3-D WLI is given in (42) and (43). Due to
limitations in wafer-level processing, there is no possibility of
reworking. In the case of D2W integration methodology, wafer-
level test and burn-in costs for each die as well as the cost
of testing the final module have been considered. However, in
W2W technology, there is no die burn-in process to contribute
to the cost.
It was assumed that standard test equipment can be used for
testing of 3-D chips. If specialized equipment is to be used, their
depreciation contribution to the cost has to be considered.
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Fig. 8. Three-dimensional IC tradeoff analysis flow.
Fig. 9. Three-dimensional arrangement for mobile terminal and wireless
sensor. Die sizes are normalized to the largest die in each stack, and are
approximately to scale. (a) Mobile terminal. (b) Wireless sensor.
In a W2W integration methodology, all dies must be of
the same size in order to alleviate manufacturing difficulties,
particularly the precise alignment of wafers to make the vertical
interconnections and facilitate dicing, whereas for D2W inte-
gration the dies can be of different sizes. The thermal profile is
calculated using (24), and when the topmost layer’s temperature
exceeds the allowable limit, T-via insertion is carried out. The
cross-sectional area of a state-of-the-art TSV is on the order of
a few μm2 [55], and inclusion of T-vias result in an appreciable
area increase, and consequently, yield reduction. Thus, the chip
manufacturing cost increases.
Shown in Fig. 8 is the tradeoff analysis flow used to estimate
parameters for comparison. Also, Fig. 9 shows sizes of each
die normalized to the largest die in the stack, and their relative
position in the vertical direction.
V. DISCUSSION
The results of the case studies are shown in Tables VII
and VIII. The following implementation options have been
considered in the tradeoff analyses: a single-chip planar SoC,
and two-chip and four-chip arrangements of the different imple-
mentation options of 2D-SoP, 3D-SiP, 3D-W2W, and 3D-D2W
integration. In the two-chip arrangement, Logic and DRAM
blocks have been merged to form one chip while the other
two blocks have been merged to form the second chip. In the
four-chip arrangement, each individual block constitutes a chip.
Each case is discussed in detail in the remainder of this section.
For the mobile terminal, 3-D integration provides the most
compact design compared to 2-D planar techniques. Irrespec-
tive of whether two- or four-layer stacking is carried out, the
difference in the final footprint is approximately 5%, due to the
area dominance of the IS. Since the area of the mobile terminal
is relatively large, the yield of the SoC implementation is rather
low, while all other implementations result in higher yields.
As can be expected, 3D-W2W integration inherently results in
a lower yield in comparison with other 3-D implementations,
since untested dies are stacked together. In spite of this though,
the final cost of 3D-W2W is the lowest among all options.
This is due to the lower test cost in comparison to 3D-D2W,
and lower assembly cost in comparison to 2D-SoP and 3D-SiP.
The low yield of the SoC solution means that it is relatively
expensive when compared to all of the other implementations.
A 3D-SiP implementation is slightly more expensive than a
2D-SoP implementation due to the higher assembly cost for a
3-D stack. Overall, the two-chip arrangement is a clear winner
due to the lower assembly cost and higher yield in integrating
two rather than four chips by stacking.
Interestingly, it appears that an SoC solution is the best
choice for the wireless sensor node (Table VIII), because all
other implementations show a lower performance, higher cost,
and for the most part, a larger area. A 3D-SiP implementation
leads to the most compact system, although costing the most.
The reason for the comparatively large area in 3D-W2W and
3D-D2W implementations is that the relatively small individual
blocks result in a higher power density, and require the addition
of a high number of T-vias for thermal management. The total
area increases as a consequence, and the cost and worst-case
delay increase accordingly. In this case, T-vias occupy about
66% of the total area in the four-chip stack, and 49% in the
two-chip stack. The wireless sensor node system is also quite
small in comparison to the mobile terminal, and hence has a
comparatively higher yield in all implementation choices. For
all these reasons, an SoC solution may be the best option for
such low area applications.
A comparatively elevated temperature can be seen in the
block which is closest to the substrate (Ttop) for 3-D imple-
mentations. As mentioned, this is the result of the increased
power density caused by the relatively small area available for
dissipation as opposed to the SoC implementation. This is the
reason for the higher temperature, for example, in the four-chip
arrangement as opposed to the two-chip arrangement in 3D-
SiP technology. It should be borne in mind that the accuracy of
the 1-D heat model for the particular implementation should be
verified, and be replaced with a more accurate model wherever
necessary.
One result that might seem counterintuitive is that 3D-WLI
technologies result in a higher worst-case delay in some cases,
in spite of the reduction in the average interconnect length.
For example, the delay in 3D-WLI technologies is significantly
higher than that in a 3D-SiP implementation for both case stud-
ies, and even than in a 2D-SoP implementation for the mobile
terminal. The reason for the increased wire delay in 3D-WLI
is due to the use of package-intermediate-interconnects [57],
[58] in 2D-SoP and 3D-SiP implementations. For global signal
transmission, three types of interconnects can be identified in
general. These are on-chip wires on a top metal layer, off-
chip printed circuit-board-type traces, and TSVs. The off-chip
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TABLE VII
RESULTS OF COST AND PERFORMANCE ANALYSIS FOR MOBILE TERMINAL
TABLE VIII
RESULTS OF COST AND PERFORMANCE ANALYSIS FOR WIRELESS SENSOR NODE. FOR 3D-W2W AND 3D-D2W INTEGRATION,
THERMAL-VIAS HAVE TO BE INSERTED IN ORDER TO LIMIT THE TEMPERATURE INSIDE THE TOPMOST CHIP
traces and TSVs exhibit fast transmission-linelike behavior
whereas even the relatively wide global level on-chip lines are
much more resistive, and exhibit diffusive (i.e., RC) behavior.
Additionally, taking a signal off-chip and bringing a signal
on-chip entail chip-to-package parasitics that include the pad
capacitance, and bond wire or ball-grid solder ball. Finally, the
layer-to-layer TSV connection includes a pad capacitance in the
signal path.
Even taking into account the off-chip drivers and chip-to-
package parasitics, off-chip wires are much faster than on-chip
wires for transmitting a signal for the length of a die edge,
for a relatively large die. This is because the fast off-chip
traces more than make-up for the chip-to-package parasitics
by outperforming the RC lines. In 2D-SoP and 3D-SiP, the
opportunity exists to take advantage of this phenomenon by
running wires off-chip and bypassing long chip-edge to chip-
edge length RC lines. This is shown in Fig. 6(b). The actual
saving will of course depend on the specific layout, but in
[57], for example, this technique of avoiding long on-chip
wires by running them off-chip to realize Package-Intermediate
Interconnects, is reported to yield a saving of up to 40%, even
considering the chip-to-package parasitics.
The layout and die sizes are a critical factor in determining
the relative speed in different implementation technologies. If
the layout permits communicating blocks to be placed vertically
close to each other, for example, vertical integration does
provide an excellent opportunity to substantially reduce the
communication delay. For the specific cases considered in this
paper, the quantitative results based on accurate parasitics show
that signal transmission from the corner of one chip to the
diagonally opposed corner of another (A to B in Fig. 6) is faster
in the 2-D SoP- and 3-D SiP-type implementations due to the
outperformance of the long on-chip wires.
Another contributing factor is the increased temperatures in
the higher level layers, which has an adverse effect on device
and interconnect performance, although this is of less signifi-
cance. This difference is on the order of tens of picoseconds, as
compared with previous values in [14], which did not include
this refinement.
VI. CONCLUSION AND FUTURE WORK
In this paper, we presented detailed and quantitative area,
yield, and cost models, and simple yet useful thermal models,
as well as performance metrics for evaluating 3-D integration
options. We combined these models in a cohesive cost and per-
formance tradeoff analysis methodology which is suitable for
early analysis and design space explorations of future nanoscale
electronic systems. Using example contemporary mixed-signal
systems, we demonstrated the use of the proposed methodology
and models in analyzing the impact of different implemen-
tations, and conclude that the implementation strategy must
be carefully selected depending on the circuit complexity and
architecture, as otherwise the move to 3-D may have a detri-
mental effect. Design choice early in the design cycle will
have a significant impact throughout the design and production
lifecycles, and it is expected that the models and methodology
presented in this paper will be a useful aid in this choice.
Topics earmarked for future work include the addition of more
technology options as well as the use of a more sophisticated
heat flow model.
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